First few words ignored while writing to xilinx coregen FIFO -

i using xilinx coregen fifo. writing data (its nothing counter values) feel skipping first 2 words. have no idea behavior. signals generated using simple combination logic part of testbench.

any highly appreciated. thanks