is there tool or script somewhere allows me parse verilog files obtain names of inputs , outputs of module? tried @ iverilog , yosys not seem have feature. can write own not want reinvent wheel. thanks!
verilog-perl can parse verilog obtain names of inputs , outputs of module. free software can downloaded , installed. there many code examples want, require knowledge of perl language. wise not want reinvent wheel.
